PyHDI/Pyverilog

Python-based Hardware Design Processing Toolkit for Verilog HDL

↗ Open on GitHub

Stars

800

Forks

213

Language

Python

License

Apache-2.0

Last push

2 years ago

Python python parser compiler hardware code-generator control-flow-analyzer dataflow-analyzer verilog-hdl

No related intel yet

This repo has not appeared in any of the sources the radar tracks. The collector runs on a schedule — check back once it covers this repo.