Skip to main content
buildradar
Sign in

fpganinja/taxi

@fpganinja

AXI, AXI stream, Ethernet, and PCIe components in System Verilog

Stars
928
Forks
140
Language
SystemVerilog
License
CERN-OHL-S-2.0
Last push
2 weeks ago
SystemVerilog

No related intel yet

This repo has not appeared in any of the sources the radar tracks. The collector runs on a schedule — check back once it covers this repo.