Skip to main content
buildradar
Sign in

sheldonucr/ucr-eecs168-lab

@sheldonucr

The lab schedules for EECS168 at UC Riverside

Stars
519
Forks
32
Language
Verilog
License
Last push
9 months ago
Verilog

No related intel yet

This repo has not appeared in any of the sources the radar tracks. The collector runs on a schedule — check back once it covers this repo.