Redcrafter/verilog2factorio

This project will compile verilog (a hardware description language) into factorio blueprints.

↗ Open on GitHub

Stars

828

Forks

24

Language

TypeScript

License

GPL-3.0

Last push

2 years ago

TypeScript compiler verilog factorio

No related intel yet

This repo has not appeared in any of the sources the radar tracks. The collector runs on a schedule — check back once it covers this repo.