chipsalliance/verible

Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server

↗ Open on GitHub

Stars

1,927

Forks

303

Language

C++

License

NOASSERTION

Last push

1 week ago

C++lexer hacktoberfest parser productivity analysis lsp-server linter formatter language-server-protocol syntax-tree yacc systemverilog style-linter sv-lrm systemverilog-developer systemverilog-parser verible

No related intel yet

This repo has not appeared in any of the sources the radar tracks. The collector runs on a schedule — check back once it covers this repo.