openhwgroup/cv32e40p

CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

↗ Open on GitHub

Stars

1,282

Forks

549

Language

SystemVerilog

License

NOASSERTION

Last push

2 weeks ago

SystemVerilog riscv riscv32imfc

No related intel yet

This repo has not appeared in any of the sources the radar tracks. The collector runs on a schedule — check back once it covers this repo.