pConst/basic_verilog

Must-have verilog systemverilog modules

↗ Open on GitHub

Stars

2,017

Forks

422

Language

Verilog

License

—

Last push

6 months ago

Verilog tcl delay fifo fpga encoder verilog hls pwm xilinx altera spi-master debounce uart spi-interface synchronizer uart-controller uart-protocol uart-receiver uart-tx uart-verilog

No related intel yet

This repo has not appeared in any of the sources the radar tracks. The collector runs on a schedule — check back once it covers this repo.