Skip to main content
buildradar
Sign in
Topic · fpga

fpga

Tracked open-source repos tagged fpga, sorted by stars.

Repos
75
Total stars
126,649
Avg. stars
1,689
Share
0.01%

Topics that frequently appear alongside fpga on the same repo.

Recent risers

Repos created in the last 90 days, tagged fpga.

No new repos tagged with this topic in the last 90 days.

  • john@openwall

    John the Ripper jumbo - advanced offline password cracker, which supports hundreds of hash and cipher types, and runs on many operating systems, CPUs, GPUs, and even some FPGAs

    13,584+20Star change over the last 7 days
  • logisim-evolution@logisim-evolution

    Digital logic design tool and simulator

    7,517+21Star change over the last 7 days
  • Paddle-Lite@PaddlePaddle

    PaddlePaddle High Performance Deep Learning Inference Engine for Mobile and Edge (飞桨高性能深度学习端侧推理引擎)

    7,272+0Star change over the last 7 days
  • openwifi@open-sdr

    open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

    4,779+3Star change over the last 7 days
  • litex@enjoy-digital

    Build your hardware, easily!

    4,068+4Star change over the last 7 days
  • VexRiscv@SpinalHDL

    A FPGA friendly 32 bit RISC-V CPU implementation

    3,239+7Star change over the last 7 days
  • cva6@openhwgroup

    The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.

    3,090+3Star change over the last 7 days
  • darkriscv@darklife

    opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

    2,602+1Star change over the last 7 days
  • corundum@corundum

    Open source FPGA-based NIC and platform for in-network compute

    2,446+7Star change over the last 7 days
  • neorv32@stnolting

    🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

    2,249+4Star change over the last 7 days
  • GPGPU microprocessor architecture

    2,220+1Star change over the last 7 days
  • glasgow@GlasgowEmbedded

    Scots Army Knife for electronics

    2,205+3Star change over the last 7 days
  • hls4ml@fastmachinelearning

    Machine learning on FPGAs using HLS

    2,121+5Star change over the last 7 days
  • amaranth@amaranth-lang

    A modern hardware definition language and toolchain based on Python

    2,078+4Star change over the last 7 days
  • SpinalHDL@SpinalHDL

    Scala based HDL

    2,032+1Star change over the last 7 days
  • basic_verilog@pConst

    Must-have verilog systemverilog modules

    2,017+2Star change over the last 7 days
  • hdl@analogdevicesinc

    HDL libraries and projects

    2,002+1Star change over the last 7 days
  • icestudio@FPGAwars

    :snowflake: Visual editor for open FPGA boards

    1,924+0Star change over the last 7 days
  • e203_hbirdv2@riscv-mcu

    The Ultra-Low Power RISC-V Core

    1,906+1Star change over the last 7 days
  • serv@olofk

    SERV - The SErial RISC-V CPU

    1,878+2Star change over the last 7 days
  • openFPGALoader@trabucayre

    Universal utility for programming FPGA

    1,720+2Star change over the last 7 days
  • axi@pulp-platform

    AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

    1,677+9Star change over the last 7 days
  • clash-compiler@clash-lang

    Haskell to VHDL/Verilog/SystemVerilog compiler

    1,609+1Star change over the last 7 days
  • Vitis In-Depth Tutorials

    1,608+1Star change over the last 7 days
  • zipcpu@ZipCPU

    A small, light weight, RISC CPU soft core

    1,579+2Star change over the last 7 days
  • brevitas@Xilinx

    Brevitas: neural network quantization in PyTorch

    1,568+1Star change over the last 7 days
  • fusesoc@olofk

    Package manager and build abstraction tool for FPGA/ASIC development

    1,453+0Star change over the last 7 days
  • platformio-vscode-ide@platformio

    PlatformIO IDE for VSCode: The next generation integrated development environment for IoT

    1,448+1Star change over the last 7 days
  • Silice@sylefeb

    Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines.

    1,430+0Star change over the last 7 days
  • wireguard-fpga@chili-chips-ba

    Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!

    1,356+1Star change over the last 7 days
← Back to topics