pulp-platform/axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

↗ Open on GitHub

Stars

1,677

Forks

372

Language

SystemVerilog

License

NOASSERTION

Last push

2 weeks ago

SystemVerilog fpga ip hardware asic rtl systemverilog axi4 axi axi4-lite network-on-chip

No related intel yet

This repo has not appeared in any of the sources the radar tracks. The collector runs on a schedule — check back once it covers this repo.