SpinalHDL/VexRiscv

A FPGA friendly 32 bit RISC-V CPU implementation

↗ Open on GitHub

Stars

3,239

Forks

512

Language

Assembly

License

MIT

Last push

1 week ago

Assembly riscv cpu fpga vhdl verilog soc softcore spinalhdl

No related intel yet

This repo has not appeared in any of the sources the radar tracks. The collector runs on a schedule — check back once it covers this repo.