verilog-to-routing/vtr-verilog-to-routing

@verilog-to-routing

Verilog to Routing -- Open Source CAD Flow for FPGA Research

↗ Open on GitHub

Stars

1,265

Forks

445

Language

C++

License

NOASSERTION

Last push

7 hours ago

C++routing synthesis cad fpga eda verilog placement vpr vtr

No related intel yet

This repo has not appeared in any of the sources the radar tracks. The collector runs on a schedule — check back once it covers this repo.