zachjs/sv2v

SystemVerilog to Verilog conversion

↗ Open on GitHub

Stars

750

Forks

66

Language

Haskell

License

BSD-3-Clause

Last push

3 weeks ago

Haskell conversion verilog systemverilog yosys

No related intel yet

This repo has not appeared in any of the sources the radar tracks. The collector runs on a schedule — check back once it covers this repo.