chipsalliance/chisel

Chisel: A Modern Hardware Design Language

↗ Open on GitHub

Stars

4,773

Forks

656

Language

Scala

License

Apache-2.0

Last push

4 days ago

Scala scala verilog rtl chisel firrtl chip-generator chisel3

No related intel yet

This repo has not appeared in any of the sources the radar tracks. The collector runs on a schedule — check back once it covers this repo.