syntacore/scr1

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

↗ Open on GitHub

Stars

1,001

Forks

349

Language

SystemVerilog

License

NOASSERTION

Last push

2 years ago

SystemVerilog risc-v riscv ip core verilog rtl rv32e rv32emc rv32i rv32imc

No related intel yet

This repo has not appeared in any of the sources the radar tracks. The collector runs on a schedule — check back once it covers this repo.