chipsalliance/Cores-VeeR-EH1

VeeR EH1 core

↗ Open on GitHub

Stars

966

Forks

243

Language

SystemVerilog

License

Apache-2.0

Last push

2 months ago

SystemVerilog risc-v riscv fpga risc asic-design rtl processor riscv32 open-source-hardware verilator ahb-lite axi4 fusesoc veer western-digital

No related intel yet

This repo has not appeared in any of the sources the radar tracks. The collector runs on a schedule — check back once it covers this repo.